7 Apr 11 TSMC U.S. Tech ...
25 Oct 11 2011 ARM Tech ..
Santa Clara, California
IC Chip Engineering Inc offers state of art design services in chip
level ASICs. Our
flexible business model allows you to choose onsite,
offsite, or offshore consulting.
We have expertise in Logic Design &
Verification, Design for Testability (DFT),
Physical Design &
ICCE offers a wide range of "idea to chip" services with
both on and off site
engagement models. The team is comprised of
experienced engineering professionals
with areas of expertise across the
entire design flow. ICCE has a proven track record
in taking complex
ASIC designs from design specification through tape-out, so whether
you're looking for architectural guidance or in need of additional resources for
design, physical implementation, and/or verification, ICCE's
team can help at any
stage in your design flow.
ICCE has successfully implemented full-chip and block level customer
40nm, 65nm, and 90nm technology nodes. Over a dozen joint SoC
projects have been completed in market segments including
portable devices, consumer
electronics, and wired and wireless
ICCE has and continues to implement first time working silicon.
Our team focuses
on addressing the unique requirements of your design
including ultra low power
operation, stringent die size requirements, high
speed interface design, or complex
analog and mixed signal IP integration.
We aim to exceed your expectations.
definition/partition and RTL coding in Verilog/VHDL
using the latest tools such as Vera
integration and verification using industry standard bus interfaces
and integration of IP such as PCI Express(PCIE), and USB
verification using Conformal and SV assertion based verification
and Timing closure
closure using Primetime and industry standard synthesis tools
timing analysis to avoid any violations after the synthesis
using TCL language and creating a synthesis environment
based synthesis to reduce the close the timing much
smooth migration to industry standard physical design tools
insertion using full, parallel, and partial scan methodology
controller for testing the embedded memory blocks
controller for debugging the boundaries and for debugging the software
vectors generation for testing the manufacturing defects
Design and Verification
synthesis, place, route, congestion reduction and Floor planning
and LVS to check integrity of the design
skew management, insertion and signal integrity issues
closure and post-layout simulation and formal verification
40nm physical design issues, DFM, antenna and reliability VIAS fixes
corner block level timing closure and ECO runs for hold and setup
Magma, Synopsys, Primetime, Conformal and IC Compiler
order to be successful with an on-site engineering contracts the main
need to understand is what are the exact job requirements and
responsibilities for the
on site contract engineers?
We know this sounds
basic, but based on many engagements on-site this is one problem
slows the process down at critical design stages. We help facilitate
requirements including priority of particular skills and
percentage of job skills that will be
used on a project by offering to
consult with client hiring managers at no cost.
We then actually write the
contract job requirements ourselves that then get approved
by the client
hiring mangers. We also offer options the hiring mangers may not realize
are available to them. For example in some cases we can do a contract to a
position within the client company assuming everyone involved
wants to move in that
We can provide 1 up a small team of 10
people to help with your hardware design projects.
As a review, our focus
is for providing contract resources in the fields of our hardware
One of the big fears of doing a Turnkey Project is “How
Do We Support The Design Once Completed?” Rest assured we have
dealt successfully with this issue very effectively in the past.
just a few examples of how to deal with this for both large and small
Our 10 person ASIC
engineering team not only completed two USB ASIC designs but also
trained 20 mid-level engineers from large Fortune 10 Semiconductor
Company in ASIC Design.
Once our team was completed the newly trained
team completed documentation, finished production engineering
modifications and did on-going support of the designs after we
engineers “On Call” to be available on short notice to help with
any post hand off issues as part of the package.